Design and Optimization on the Interior DAC of SAR ADC
نویسندگان
چکیده
DAC is an important module within the SAR ADC, innovation design on DAC structure to ensure the accuracy of components is the key component to improve the performance of SAR ADC. Based on the comprehensive analysis on some kinds of DAC structures used in SAR ADC, the traditional structure of the resistance and capacitance structures was optimized and two innovative design methods were proposed in this paper for smaller chip area and higher accuracy, one is based on the non-lumped capacitors array, the other one is based on the capacitor compensation.
منابع مشابه
Analysis and Experimental Results of Interior DAC of SAR ADC using Cadence
Abstract: This paper focuses on analysis and experimental results of 6-bit charge-redistribution DAC and 6-bit charge-redistribution DAC using split array configuration. These DAC configurations are designed and simulated using GPDK 180nm CMOS technology. DAC is an important component within the SAR ADC. The charge redistribution DAC in a Split capacitor configuration has a total capacitance wh...
متن کامل2MS/s SPLIT SAR ADC USING 0.18um CMOS TECHNOLOGY
This paper focuses on Design and Implementation of 10 Bit, 2MS/s successive approximation Register (SAR) Analog to digital converter (ADC) using Split DAC architecture. This SAR ADC architecture is designed and simulated using GPDK 0.18um CMOS technology. It consists of different blocks like sample and hold, comparator, Successive Approximation Register (SAR) and Split Digital to analog convert...
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملA Mismatch-Immune 12-bit SAR ADC With Completely Reconfigurable Capacitor DAC
We overcome mismatch constraints of capacitor DAC design in SAR ADCs using a completely reconfigurable DAC with content addressable memory beneath groupings of unit capacitors. We demonstrate a linearity optimization technique in simulation and measurement. We achieve a nearly 2-bit repeatable ENOB improvement with a peak of 11.3 bits.
متن کاملDesign and Implementation of a 10-bit SAR ADC with A Programmable Reference
This paper presents the development of a 38.5 kS/s 10-bit programmable reference SAR ADC which is in MIMOS’s 0.35 μm CMOS process. The design uses a resistive DAC, a dynamic comparator with pre-amplifier and logic to create 10 effective bits ADC. A programmable reference circuitry allows the ADC to operate with different input ra 0.6 V to 2.1 V. The ADC consumed less than 7.5 mW power with a 3 ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012